We present an In 0:49 GaP/Al 0:45 GaAs barrier enhancement-mode pseudomorphic high electron mobility transistor (E-pHEMT) with a high gate forward turn-on voltage and a high drain current linearity. Device simulation shows that the normally observed transconductance reduction at a high V GS in E-pHEMT with a high gate turn-on voltage is closely related to the low electron carrier density of the gate side recess region to the source. We insert Al 0:45 GaAs into the barrier for a higher gate forward turn-on voltage and adopt In 0:49 GaP as an etch stop, which has less surface defects, for a higher transconductance at a high gate bias. The fabricated 0.5 mm E-pHEMT exhibits a gate forward turn-on voltage of 1.05 V, a drain current of 450 mA/ mm at V gs ¼ 1:5 V, a high transconductance of 470 mS/mm and a high linearity with gate swing for a transconductance flat region of 0.7 V.
Introduction
Enhancement-mode high electron mobility transistor (EpHEMT) is suitable for a low-supply-voltage handset power amplifier due to its low knee voltage and high power efficiency. 1) To realize a small E-pHEMT power amplifier, a high maximum drain current (I D,MAX ) and a negligible offstate leakage current (I DS,OFF ) are key issues. 2) There have been many studies on the fabrication of high-current-density E-pHEMT using a high gate turn-on voltage (V G,ON ). [2] [3] [4] However, E-pHEMT with a high V G,ON normally exhibits problems of current saturation and transconductance (g m ) reduction at a high V GS . A parasitic metal semiconductor field effect transistor (MESFET) phenomenon and quasiFermi-level bending were reported to be the causes of g m reduction at a high V GS for HEMT. 5, 6) A doped channel FET exhibited a good linearity and a slightly low g m . 7) A high linearity of In 0:49 GaP barrier E-pHEMT was attributed to good carrier confinement 8) and In 0:49 GaP/Al 0:22 GaAs/ In 0:2 GaAs E-pHEMT with a buried gate structure showed a good linearity. 9) In this work, we studied the origin of the g m reduction of E-pHEMT at a high V GS by device simulation. It was found that the low electron density of the gate side recess region to the source can be a bottleneck for drain current increase and an etch stop layer with less surface defects is necessary for a high-linearity E-pHEMT. We employed the In 0:49 GaP etch stop layer not only for good etch selectivity but also for less surface defects than the AlGaAs etch stop layer. 10) Al 0:45 GaAs was inserted into the barrier for a higher V G,ON . The fabricated In 0:49 GaP/Al 0:45 GaAs barrier EpHEMT exhibited a high V G,ON and high linearity characteristics. Figure 1 shows the layer structure of In 0:49 GaP/ Al 0:45 GaAs E-pHEMT employed in this study. Al 0:22 GaAs and In 0:22 GaAs were used for the barrier and channel layers. Wide-band-gap Al 0:45 GaAs was inserted into the barrier for a high V G,ON . As a top portion of the gate barrier, we adopted In 0:49 GaP, which also functioned as an etch stop layer. Finally, a highly n þ -doped GaAs layer was used as a cap layer for good ohmic contacts.
Device Design and Fabrication
We performed a two-dimensional device simulation for a 0.5 mm gate length In 0:49 GaP/Al 0:45 GaAs E-pHEMT using the Silvaco ATLAS. Taking the gate current into account, the electron charges in the barrier layer were estimated to be less than 10% of the total electron charges for V GS from 0 to 1.5 V, implying that the parasitic MESFET phenomenon was not dominant for E-pHEMT nonlinearity. With increasing V GS , the channel electron charge density continued to increase even at a high V GS and the channel electron charge density under the gate began to exceed that of the gate side recess region. This means that the low carrier density in the gate side recess region to the source can be a bottleneck for the drain current increase. The effects of surface traps were found to be important for the linearity characteristics. As for a surface trap model, we assumed an electron trap level with an activation energy of 0.85 eV and a capture cross section of 3 Â 10 À14 cm 2 following a study by Cherkaoui et al. Figure 2 shows the simulated transfer curves of E-pHEMT with various surface trap densities in the gate side recess region. An etch stop layer with a low trap density, such as InGaP, is required for a high drain current density and good drain current linearity.
11)
With the MBE-grown materials, we fabricated 0.15 and 0.5 mm gate E-pHEMTs. After wet mesa etching, an ohmic metal of Ni/Ge/Au/Ni/Ag/Au was evaporated and annealed at 470 C. A single wet gate recess was performed using a selective phosphoric acid etchant (H 3 PO 4 : H 2 O 2 : H 2 O ¼ 1 : 1 : 25) for 20 s and the side recess length was approximately 30 nm. Pt/Ti/Pt/Au was evaporated as a gate metal and finally the devices were fully passivated using a 100-nm-thick Si 3 N 4 layer deposited by remote PECVD.
Measurement Results and Discussion
The I DS -V DS curve and the transfer curve of the fabricated 0.5 mm E-pHEMT are shown in Figs. 3 and 4 , respectively. The fabricated device had a large drain current of 450 mA/ mm at a V GS ¼ 1:5 V and a high g m.max of 470 mS/mm with a V G,ON of 1.05 V. It showed an R S of 0.9 mm and an intrinsic transconductance (g m0 ) of 800 mS/mm. As shown in Fig. 4 , the g m of the 0.5 mm E-pHEMT exhibited flat characteristics for the wide gate bias condition. The gate swing for the g m flat region, defined as the 10% reduction from the g m.max , was approximately 0.7 V. The gate swing for the g m flat region was 0.35 V for the In 0:49 GaP/ Al 0:25 GaAs E-pHEMT due to a low V G,ON 10) and was 0.5 V for the Al 0:25 GaAs/Al 0:5 GaAs E-pHEMT.
2) The observed wide g m characteristics of the fabricated device are attributed to the high V G,ON and the employment of an In 0:49 GaP etch stop layer with a small surface trap density. Table I summarizes the performances of the 0.15 and 0.5 mm EpHEMTs. After passivation, the increment of the g m.max for the 0.15 mm device became much larger than that for the 0.5 mm device probably due to the reduction of source resistance. The unit current gain frequency ( f T ) and the maximum oscillation frequency ( f max ) measured at the V DS ¼ 2 V and V GS ¼ 0:8 V were 56 and 120 GHz for the 0.5 mm device. Our devices showed a slightly low breakdown voltage due to the single gate recess. We expect that a higher breakdown voltage can be achieved with further optimization of the layer structure and process.
Conclusions
We fabricated an In 0:49 GaP/Al 0:45 GaAs E-pHEMT with a high V G,ON and a high linearity. We adopted a wide-bandgap Al 0:45 GaAs barrier for a high V G,ON and an In 0:49 GaP etch stop with a small number of surface defects for a high drain current density. The fabricated 0.5 mm E-pHEMT exhibited a V G,ON of 1.05 V and a V GS swing for the g m flat region of 0.7 V. Our simulation results imply that the low electron carrier density of the gate side recess region to the source is closely related to the normally observed transconductance reduction at a high V GS in E-pHEMT with a high gate turn-on voltage. The reduction of source resistance is required for a high linearity deep-submicron E-pHEMT. 
